Abstract
I. Introduction
The increasing complexity of printed circuit boards and of integrated circuits has demanded sophisticated CAE test tools, some of which have been developed recently [l] . However, to our knowledge, none of these tools support the JBEE 1149.1 boundary scan standard and at lhe same time the LSSD testing methodology, nor do they support'remote test. In a previous paper [02] we presented and discussed the feasibility of developing a CAE framework to simultaneously support boundary scan and LSSD testing, concentrating the discussion on the hardware and low-level software which was necessary to support such system. Differently, this paper concentrates on the characteristics of the CAE framework and other high-level features of the system. Without a design for testability philosophy employed at design time, the designer has to build an external hardware for each different printed circuit board (PCB) or for each chip to be tested. The designer dso has to drive its U 0 pins using many different combinations of the inputs to have a small degree of certainty about circuit operation. The major problems to be tackled are: how can it be guaranteed that all possible faults (in the fault model) can he detected ? How to find out where the problem is? Unfortunately, the problem becomes much worse when the number of pins increases, Among the design for testability (DFT) methodologies employed by IC designers two of the most efficient are scan design for external test and built-in selftest (BET).
Testing complete boards is also a complex problem because boards are composed of several interconnected chips using printed circuit metal tracks which can either be short circuited or opened. The IEEE 1149.1 standard [3, 4] specifies the methodology to test the entire board (or submodule) using the boundary scan methodology, that is, by controlling the board through its input and output pins, The EEE 1149.1 standard describes the methodology to implement boundary scan. While appropriated to test PCBs and ICs by commanding and observing I/O pins, this test methodology is not appropriate to test the inner modules of integrated circuits because it presupposes the use of edge triggered flip flops (which consume much more chip area than normal latches) and usually employs a single clock line. Although the standard allows the use of the INTEST instruction to perform boundary scan test on chips, no instruction is defined which realizes an access to an internal scan path of an integrated circuit. For scan testable circuits we support an 1149.1 public instruction termed S C m S T , such as described in [OS] . It is worth noting that using scan design with boundary scan to test complex ICs can lead to very long test sequences, but this combination can be useful for testing small and medium sized ASICs. On the other hand, the use of self-test techniques in conjunction with the RUNBIST [3] Design data is imported in the form of files in BSDL or EBST forniat [l] , and netlist information in EDlF V. 2.0 format or BNET format [l] . Figure 1 illustrates the architecture of the CATS (Computer Aided Test System). Test vectors can then be used in conjuction with the CATS software and a Boundary-Scan controller to provide a complete Boundary-Scan test system. The sophistication of the Boundary-Scan controller hardware determines the speed and power of the system. At the moment, only a very simple hardware controller is employed, because it is a development system and not a test production system. During the test preparation phase, Test Data Files (TDq are generated. These are submitted to the hardware under test via the Boundary-Scan Controller, which sends and receives vectors. The third phase is the test result analysis phase, i.e., vectors received and stored in a test result file are then analyzed. Several types of analyses can be performed on the test result file, such as Boundary-Scan diagnostics, truth table reporting and statistical process control. The BoundaryScan diagnostics software package is a specialized tool and it is not under development yet. By using such tool it will be possible to provide the location of the fault in the user's terms for netlist, IC names and pin number. For the time being, only truth table reporting is available.
IV -CATS System Interface Characteristics
The CATS system has been developed using Borland's Delphim Language. Delphim is a visual programming language for Windows and has many support facilities for the construction of interfaces. Aiming at compatibility with the JTAG system [Ol] and also to validate the software, the same hardware controller (PM2705) was used. However, there is no restriction on the hardware controller. Other controllers using the parallel port of IBM-PC like computers can be employed because all the low level procedures that deal with the hardware were written. In fact, this was mandatory for two reasons: frrstly the low level procedures are not provided with the JTAG system and, secondly, it was necessary to understand the low level procedures to be able to develop proper procedures for the Scan Path approach.
To exemplify system operation, we present a sequence of tests of a demo board. This process encompasses several Naturally, the fist step to be taken when beginning a new project is to create it in the system, which is accomplished by the usual Projectflew menu option, or by clicking the corresponding speed button (which usually has hints). The project will be created in the user indicated directory, The printed circuit board or the integrated circuit will be accompanied by a file containing a circuit netlist and its board datasheet, or the files used in the two-level tests, which are for infrastructure and interconnection.
The user can select the type of test philosophy to be used, that is, Boundary Scan or Scan Path, by choosing the proper option in the main menu. The default option is Boundary Scan and for each project included in the zystem, three subdirectories are created, that are: BS, SP and DS (datasheets).
Once the project has been created, every time the user wants to load it in the main memory, it should choose the Project/Option of the main menu (or a Speed Button) for this task. The system also offers the possibility of copying all the files related to a project onto a new project. This is highly desirable in the case of similar projects, or in the case of identical projects but with different interconnection tests, in which the tests would not need to be totally rewritten. In the left window of figure 3 the user can see the messages sent by the test system, while the result file is interpreted. The system builds the board structure or system to be tested and organizes it in the ListBox Net. By clicking twice on the name of a chosen IC, the system will present both the read value and the expected value.
An Identification test can be performed for the same circuit indicated in figure 3 . This test is used to identify the IC in the PCB, to determine if it is the one that should have been inserted in the PCB and if it was properly inserted. The Identification test has to be accomplished after the Capture test always, The third and last Infrastructure test is the TRST (reset) test. It is used to check if the TRST pin, that is optional in the IEEE 1149.1 protocol, is working properly and it is performed in a similar way to the previous tests.
V -Structure of the CATS System

A. Structuring the System
The system is totally object-oriented and therefore it presents all the advantages of using this programming paradigm, such as inheritance, polimorfism, encapsulation, etc. It is also event-driven, since it has been designed to run in the Windows e.nvironment, which is based on this methodology.
BasicaIly, each system Form was associated to an object that represents it. For example, the Form that represents the Capture test incorporates methods that are directly related with the test and also includes methods and variables related to the Form itself. In the case of a set of non-visual methods, the alternative was the creation of specific classes that execute the related functions.
The software interface between the CATS system and the hardware controller that generates IEEE 1149.1 compatible signals, installed on the parallel port, was best defined as a Dynamic-Link-Library (DLL).
The rationale behind this choice was that it allows possible future changes on the interface, such as working with other types of controllers. By so doing, future changes on the interface would not affect the CATS system.
B. Inteiface Between the CATS System and the Hardware Controller
As stated above, the software interface between the CATS system and the hardware Figure 3 -A Capture Test Analysis Screen controller attached to the parallel port is performed by a DLL, termed Scan Function Library (SFL). This DLL is specific for a certain type of controller. However, it can be easily customized, allowing the CATS system to recognize other controllers, which is enough to modify the source code of the SFL functions. This DLL can also be used by programmers wishing to create their own graphics interface, as they can include them in their applications. Internally, the Scan Function Library implements the state machine specified by the IEEE 1149.1 standard. The SFL implements all the mandatory functions of the Boundary Scan standard.
VI. Remote Tests Supported by a Client-Server Philosophy
The capability to support remote tests is highly desirable because it opens many new possibilities for field test engineers, remote training, etc. Additionally, client-server technology and the TCPlIP protocol have provided the necessary support to apply remote tests on boards or integrated circuits.
To support remote tests, a client and a server versions of the system were developed, Server and client machines must have the TCPlIP protocol configured properly, otherwise client and server stations will not communicate with each other.
There are some commands that can be issued remotely via menu options. One of these commands is the "Listening" command.
Some other commands are: "List Clients", "Reply to all Users", "Reset TAPS", "Capure Test", etc. To perform a "Capture Test", the user has to enable the outputs for the TCP/IP protocol via an "Internet/Enable" command option. To run a remote test there is a "Run/Test"command option. Wishing to repeat the previous test, one must first click the "enable" button, which creates a TCPlIP link, and afterwards cIick the "Run" button.
VII. Conclusions
As pointed out earlier in this paper, some CAE tools for boundary scan testing have been developed and reported in the literature. We propose a CAE framework that supports the IEEE 1149.1 and the LSSD methodologies, using almost the same hardware platform that is needed for boundary scan.
The paper focused on the main characteristics and structure of an object-oriented CAE framework for boundary scan and LSSD test automation, including interfaces to circuit description, chip interconnection, test vector analysis and test vector generation. Additionally, the system incorporates support for remote test, using a cliendserver operation philosophy which will be described in future papers. The proposed test environment represents a powerful CAE test automation system, including features like project management, remote test submission, menu-based command entry, user-defined configuration of boards and a comprehensive set of manipulation commands. The system will be distributed free of charge to all universities wishing to develop plug-in tools for the system, such as ATPG tools and memory TPG tools.
